Abstmct-This paper presents a simple method for reduction of switching and snubbing losses in a Large-capacity SVC (static w compensator) consisting of multiple voltagesource square-wave inverters. The proposed method is characterized by a "commutation capacitor" eonneeted in parallel with each switching device. The commutation capacitor allows the SVC to perform aerc-voltage switching, and to reduce switching losses. The electric charge stored in the commutation capacitor is not dissipated, but regenerated to the de-link capacitor. Moreover, a so&-startinq method for the SVC is also presented to avoid forming a short circuit across the commutation capacitor during start up.
I. INTRODUCTION
Static var compensators (SVC) consisting of multiple voltagesource inverters using GTO thyristors have been researched and developed for improving power factor and stability of transmission systems. SVCs have the ability to adjust the amplitude of the synthesiaed ac voltage of the inverters by means of pulse width modulation or by control of the dc-link voltage, thus drawing either leading or lagging reactive power from the supply.
Both high efficiency and high reliability are required for SVCs used in practical power systems. A pulse-widthmodulated SVC [1]-151, in which the dc-link voltage is controlled to remain at a constant value, can respond rapidly to a change in reactive power at the expense of increasing the switching and snubbing losses. On the other hand, a dc-link voltage controlled SVC [SI- [lo] , which is operated at a switching frequency of 50 or 60 Hz, produces reduced switching and snubbing losses, compared with an SVC based on PWM.
However, the switching and snubbing losses would not be negligible, as the required rating of the dc-link voltage controlled SVC is large. When the SVC draws a leading or lagging reactive power, the supply current leads or lags by 90" from the supply voltage. In other words, each voltagesource square-wave inverter used in the SVC is turned on or off at the peak of the supply current. A turn-off snubbing circuit commonly used in GTO inverters consists of a capacitor, a resistor and a diode. The snubbing capacitor is designed to suppress a surge voltage appearing at the peak current. Unfortunately, the electrical charge stored in the snubbing capacitor is usually consumed in the resistor. Various types of regenerative snubbing circuits 1111-1131 have been proposed to solve this problem, which regenerates the energy stored in the snubbing capacitor to the dc-link capacitor. However, it would not be expected to r e generate it with high efficiency because additional passive and active components are employed. Soft-switching techniques based on aero-voltage or zerecnrrent switching have been introduced into voltage and current-source inverters 1141-[22] . In order to achieve zero-voltage or zero-current switching, a resonant current flows through the switching device, or a resonant voltage is applied across the device. It is difficult to apply the soft-switching techniques to largecapacity SVCs because of increasing the current or voltage ratings of the switching devices. Such a complicated circuit spoils reliability of the SVCs in practical applications.
This paper proposes a simple method for reduction of switching and snubbing losses in a dc-link voltage controlled SVC. The method capable of achieving zerc-voltage switching is characterkd by a "commutation capacitor" which is connected in parallel with each switching device [lo] . The commutation capacitor enables the switching device to be turned on or off at a aero-voltage condition, thus leading to reduction of surge voltage and switching loss without dissipation, unlike a conventional snubbing circuit. Parallel-connected capacitors to perform aerc-voltage switching are also used in a soft-switching converter 1141-[19] . The commutation capacitor presented in this paper is similar to the parallel capacitor used in the soft switching converters, but it is different in terms of not requiring any additional resonant circuit or auxiliary switch. The supply current automatically discharges the electrical charge stored in the commutation capacitor, and regenerates it to the dc-link capacitor without superimposition of any resonant current or voltage. Therefore, connection of the commutation capacitor does not increase the current or voltage ratings of the switching devices, and it achieves high reliability of the SVC in practical use. Experimental results obtained from a laboratory setup rated at 10 kvar are shown to verify the viability of the operating principle of the commutation capacitor. Moreover, a soft-starting sequence, which performs the aero-voltage switching even during start up, is also presented and demonstrated in this paper. Fig. 1 shows the experimental system of a 10-kVA static vitr compensator (SVC) consisting of four voltage-source square-wave inverters, a qud-series transformer and a dclink capacitor. The system ratings and circuit parameters are shown in Table I IGBTs would be used in a practical system. Each transistor is equipped with a commutation capacitor C in parallel, instead of a conventional snubbing circuit consisting of a capacitor, diode and resistor. The commutation capacitor enables the transistor to be turned on or off at zero voltage. Moreover, the electrical charge in C is not dissipated in any switching device or resistor but regenerated to the dc-link capacitor, so that a large capacitor can be employed to improve the turn-off capability of the switching device. 
SYSTEM CONFIGURATION

COMMUTATION CAPACITOR
The commutation capacitor is similar to a loss-less snubbing circuit used in a high-frequency resonant inverter [23] . The Ims-less snubbing capacitor enables the high-frequency resonant inverter to perform zero-voltage switching when the inverter is operated with a lagging power factor. On the other hand, the commutation capacitor allows the transistor to be operated with zero-voltage switching when a leading reactive power is drawn from the supply. However, the commutation capacitor differs from the Ices-less snubbing circuit in terms of the amplitude of the current being turned off by the transistor. The power factor seen from the output terminals in the high-frequency resonant inverter may be near unity, while the power factor in the SVC is almost zero. The transistor is turned off near zero current in the high-frequency resonant inverter, whereas it is turned off at the peak of the inverter current in the SVC. Fig. 4 shows the operating principle of a commutation capacitor connected in parallel with each transistor. Fig. 4 (a) is a simplified circuit for one phase of the inverter unit. Here, it is assumed that the dc link is two dc voltage sources VjJ2, the neutral point of which is connected to the ground. A practical inverter has no connection of its dc link to the ground, and the ground current in this equivalent circuit in fact flows to the supply through the other phases.
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The commutation capacitors enable aero-voltage tnrnoff, and zero-voltage and zero-current turn-on under the condition that the SVC takes a leading reactive power from the supply as shown in Fig.5 . If the SVC drew a lagging reactive power, the commutation capacitors would not work well because the inverter current would not d i e charge the commutation capacitors, and then the electrical charge would he shorted out at the instant the transistor is turned on. Therefore, the SVC equipped with the commutation capacitors should he operated so as to take a 90" leading reactive power, that is, to behave as a capacitor.
B. Design of Capaeatance
The capacitance of the commutation capacitor should he designed to reduce the rate of voltage rise dvldt at the peak value of the maximum inverter current. Since half of the inverter current flows through each commutation capacitor, the voltage across the commutation capacitor in Fig. 5(c) is given by where C is a capacitance value of the commutation capacitor. As shown in Fig.5 , v~ = 0 before t = Toff, while v~ = &, after t ='To,. Equation (1) is represented as where I is the rms value of the inverter current i.
An amount of active power is drawn from the supply, and it is delivered to the dc link during the period of Fig. 5(d) . On the contrary, the active power flows out to the supply during the period of Fig. 5(h) , because the current direction is opposite to the supply voltage. Assuming that no power consumption occurs in the SVC, the conducting period of the transistor is equal to that of the free-wheeling diode: The voltage and current waveform in the simplified circuit are shown in Fig. 5 . At first, it is assumed that the lower transistor QL is conducting and the inverter c w e n t i is flowing through QL as shown in Fig.4(h) . The voltage across the upper commutation capacitor, vu is the same as the dc-link voltage V& while the lower-capacitor voltage W L is zero. The lower transistor QL can be turned off at zero voltage at the instant that the gating signal is removed from QL. During the commutation shown in Fig. 4(c) , half of the inverter current i / 2 flows through the commutation capacitor CU and discharges CU, and the other half charges CL. When the upper-capacitor voltage vu reaches zero and CL is charged to V, , the free-wheeling diode DU starts to conduct as shown in Fig. 4(d) . The gating signal is provided to Qu while Du conducts. The upper transistor QU can Equation (1) is represented by the following equation.
The commutation capacitor is usually charged or discharged around the peak of the inverter current because the SVC can take only a leading reactive power. When the commutation period is much shorter than a period of the supply frequency, the inverter current i can he assumed as a constant value during the commutation. Therefore, the Here, consider the capacitance of the commutation capacitor in a case of using a GTO thyristor rated a t 6 kV and 6 kA, which is used around a dc-link voltage of 3 kV aud a rms current of 2 kA. The capacitance scaled up for the GTO thyristor is 2 x 103 250
In general, the GTO thyristor is equipped with a snubbing capacitor of 6 pF. The scaled commutation capacitor is three times as large as that in the generally-designed snubbing capacitor. The voltage rise rate of the scaled commutation capacitor is while duldt in the generally-designed snubbing capacitor is given by Note that du/dt in the commutation capacitor is 1/13 of that in the generally-designed snubbing capacitor. The reason is that the inverter current flows through either upper or lower snubbing capacitor during commutation in the conventional snubbing circuit consisting of a 6-pF capacitor, a resistor and a diode, because the time constant decided by the 6-pF capacitor and the resistor is longer than the commutation period. If the snubbing capacitor were increased to 36 pF, that is, six times as large as the generallydesigned capacitor, dvldt could be reduced to 116, while the loss caused by the 3GpF capacitor is six times as large as that caused by the 6-pF capacitor. Installing a 17-pF commutation capacitor without causing any snubbing loss significantly improves the turn-off capability of the GTO thyristor for protection against overcurrent in line-tc-line or lineteground faults. 
IV. STARTING METHOD OF THE SVC EQUIPPED WITH
In normal operation, the electric charge stored in the commutation capacitor is discharged by the inverter current, and it is not dissipated. However, if a transistor shorts out the charged commutation capacitor, a significant surge voltage and spike current may occur. Even when the SVC starts up, it is required to avoid such a short circuit of the commutation capacitor. Therefore, the following special sequence is developed to achieve aerc-voltageswitching operation during the start up of the SVC.
A . Soft-Starting Sequence
No gating signal is provided to any transistor before start of the SVC. The six freewheeling diodes form a diode bridge rectifier. Assuming that no power consumption occurs in the SVC, the dc-link capacitor is charged to the maximum line-tdine voltage of the supply. If a transistor were turned on, the transistor would short the commutation capacitor out.
At first, the starting resistor R& is connected with the dc-link capacitor. The voltage and current waveform are shown in Fig. 6 . The starting resistor works as a dc load for the diode rectifier, so that the dc-link voltage slightly decreases. Then each freewheeling diode conducts only around the peak voltage of the supply to provide a dc current to the starting resistor Rh. A gating signal can be provided to a transistor while the corresponding diode, which is connected in anti-parallel with the transistor, is conducting. Here no transistor shorts out the commutation capacitor because the voltage across the Commutation capacitor is zero.
In the next step, the time period of providing the gating signal is extended as shown in Fig. 7 as soon as the corresponding diode turns off, because the gating signal is continuously provided. Note that for example, lower capacitor voltage VL in Fig. 7 is zero during the conducting period of transistor QL, so that removing the gating signal turns QL off with aero-voltage switching.
Figs. 5 and 7 are the same, except for the turn-off timing of the transistor. Extending the conduction period of the transistor increases the conduction period of the diode, and then the operating condition approaches Fig. 5 .
However, quick extension of the conducting period may cause flux saturation in the quad-series transformer due to producing a dc or low-frequency voltage in the inverter output. To avoid flux saturation, the turn-off timing should be gradually delayed from 90' to 0. After the delay angle reaches almost zero, the starting resistor can be detached from the dc link because the conducting period of the diode and transistor has already been established.
B. Controllable Range of Leading Reactive Power
Taking the commutation period 4 into account, the fut- tained from the circuit shown in Fig. 1 as:
Applying (3) and (6) to (7) yields the reactivepower component Isq as follows:
The dc-link voltage Vd, is given by Figs. 8 and 9 show the supply reactive current Zs, and the dc-link voltage V& with respect to the phase angle 4.
The circuit constants shown in Table I are used for this calculation. The minimum value of the dc-link voltage V& appears at 4 = 9.8", which is about 195 V. In the range of 4 < 9.8", ZS, increases with the dc-link voltage Vh, according to decreasing @. The control characteristics are almost the same as those without commutation capacitors, and a feedback control of the reactive power allows a response as fast as 3 ms in this range.
However, V& increases with 4 in the range of the phase angle 4 > 9.8", whereas almost no change occurs in Zs,.
This is caused by the wave shape of the output voltage, which changes from trapmoid to sinusoid as shown in Thus, a wide control of $ is required to adjust the reactive power in this range, which may cause a flux saturation in the quad-series transformer and/or instability in feedback control. The experimental setup introduces feedback control in the range of $ < lo", thus resulting in stable control of a leading reactive power in a range from 3% to 100%.
V. CONTROL CIRCUIT Fig. 10 shows a block diagram of the control circuit. A PLL (phaselocked loop) circuit with a 16-bit counter is used to generate the phase information wt. The PLL circuit produces a pulse train of 3 MHz, which is used as a clock pulse for the counter. The counter in Fig. 10 consists of a cascade of an 11-bit binary counter <and a 24-step counter, and the PLL circnit synchronkes the counters with the supply frequency.
A gate controller for one leg consists of two 16-bit digital comparators, two flip-flops, and a diode conduction detector. The diode conduction detector shown in Fig. 11 detects a negative voltage across the transistor, that is, an on-state voltage of the freewheeling diode, when the diode is conducting. The diode conduction detector consists of a specially-designed comparator and a photo coupler for isolating the control circnit from the main circuit. Each comparator is equipped with a resistor and diode aimed at limiting the input voltage while the corresponding transistor is not conducting. Fig. 12 shows an internal signal inside the gate controller. The digital comparator decides the turn-off timing for the corresponding transistor by means of comparison of the phase information wt with the phaseshift reference 4. On the other hand, the turn-on timing comes from the diode conduction detector. Each flip-flop is reset by a turn-off signal from the phase control circuit, and set by tbe conduction signal of the corresponding freewheeling diode as shown in Fig. 12 . The turn-on timing for the transistor is not controlled by the control circuit but decided by the conduction state of the freewheeling diode. This is one of the simplest and most reliable ways to avoid the short circuit of the commutation capacitor.
Either the PI controller or the soft-starting circuit p r e vides the phase reference $ to the gate controller. The r e active power drawn by the SVC is controlled by a feedback loop based on the instantaneous reactive power theory [l] . The angle $ is set to 90" before starting SVC, and gradually approaches 0 in the soft-starting sequence. The PI controller is disabled to avoid the scwalled "wind-up p h e nomenon" during the starting sequence, and it is enabled after the starting sequence is completed.
VI. EXPERIMENT RESULTS
The SVC takes a leading reactive power rated at 10 kvar in Fig. 13 , and takes a leading reactive power as small as 0.7 kvar in After the transistor is turned off, the commutation capacitor voltage V I~L gradually rises up and reaches 230 V in Fig. 15 . The commutation period is 35 ps which is much longer than the turn-off or rising time inherent in the transistor, so that the switching losses and stresses are reduced. and (c). The conducting periods of both diodes and transistors are increased, and the v l o~ approaches a rectangle waveform. In Fig. 17(d) , the SVC completes the starting sequence, and runs in a normal operating condition. The
VII. CONCLUSION
A new soft-switching technique using "commutation capacitors" has been proposed for a largecapacity SVC based on voltage-source square-wave inverters. The experimental results obtained from the 10-kVA laboratory setup show such an advantage of the proposed method as a significant reduction of surge voltage and switching loss without dissipation of the electrical charge in the commutation capacitors. In addition, the soft-starting sequence for the softswitching SVC is also proposed and a controllable range of reactive power is theoretically derived.
The proposed soft-switching technique has a simple circuit configuration and does not increase the current or voltage ratings of the switching devices. Therefore, it is suitable for largocapacity SVCs required to draw a leading reactive power from the supply. 
